

INTERNATIONAL
STANDARD

ISO/IEC
9318-2

First edition
1990-12-15

**Information technology — Intelligent Peripheral
Interface**

Part 2:

Device specific command set for magnetic disk drives

*Technologies de l'information — Interface pour les périphériques intelligents —
Partie 2: Jeu de commandes spécifiques appareil pour les unités disques
magnétiques*



Reference number
ISO/IEC 9318-2 : 1990 (E)

Contents	Page
1 Scope	1
2 Normative references	3
3 Definitions and conventions	4
3.1 Definitions	4
3.2 Conventions	5
4 General description	6
4.1 Application environment	6
4.2 Logical Interface characteristics	6
4.2.1 Slave Control	6
4.2.2 Information transfer	6
4.2.3 Data transfers	6
4.2.4 Format Control	6
4.3 Responsibility	6
4.3.1 Master	6
4.3.2 Slave	7
5 Physical Interface Considerations	7
5.1 Information transfer	7
5.1.1 Octet Mode	7
5.1.2 Transfer Mode	7
5.1.3 Termination of transfers	7
5.1.4 Data streaming	7
5.2 Bus Octets	8
5.2.1 Unsupported Bus Octets	8
5.2.2 Bus Control Octet	8
5.2.3 Master Status Octet	8
5.2.4 Slave Status Octet	9
5.2.5 Request Interrupts Octet	9
5.2.5.1 Types of Interrupts	9
5.2.5.1.1 Class 1 Command Completion Interrupt	9
5.2.5.1.2 Class 2 RPS Interrupt	10
5.2.5.1.3 Class 3 Status Pending Interrupt	10
5.2.6 Address Octet Response	10
5.2.7 Selective Reset Octet	10
5.2.8 Selection Octet	11
5.2.9 Request Transfer Settings Octet	11
5.2.10 Slave Transfer Settings Octet	11
5.2.11 Request Slave Interrupts Octet	11
5.2.12 Slave Interrupts Octet	12
5.3 ATTENTION IN signal	12
6 Slave Functions	13
6.1 Disk Format	13
6.1.1 Format 1 – Fixed Block Format	13
6.1.1.1 Fixed Block Hard Sector	13
6.1.1.2 Fixed Block Soft Sector	13
6.1.2 Format 2 – Variable Block Format	13
6.1.3 Format Control	13

© ISO/IEC 1990

All rights reserved. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

ISO/IEC Copyright Office • Case postale 56 • CH-1211 Genève 20 • Switzerland

Printed in Switzerland

6.2	Format Specification	14
6.2.1	Format initialization	14
6.2.2	Manufacturer's Format Specification	14
6.2.3	Fixed Block mode	15
6.2.3.1	Fixed Block Format Specification	15
6.2.3.1.1	Number of octets	15
6.2.3.1.2	Format Type Code	15
6.2.3.1.3	Flag Octet	15
6.2.3.1.4	Number of sectors per track	16
6.2.3.1.5	Number of physical octets per sector	16
6.2.3.1.6	Number of octets to be skipped during header verify	16
6.2.3.1.7	Number of fields per sector	16
6.2.3.1.8	Number of octets per field	16
6.2.3.1.9	Master Turnaround Delay	16
6.2.4	Variable Block Mode	17
6.2.4.1	Variable Block Format Specification	17
6.2.4.1.1	Number of octets	17
6.2.4.1.2	Format Type code	17
6.2.4.1.3	Flag Octet	17
6.2.4.1.4	Cell length	17
6.2.4.1.5	RPS Divisions per track	17
6.2.4.1.6	Index Mark Gap length	18
6.2.4.1.7	Home Field Data Segment length	18
6.2.4.1.8	Home Field Gap length	18
6.2.4.1.9	Home Field Skip Length	18
6.2.4.1.10	Home Field retries	18
6.2.4.1.11	Header Field Data Segment length	18
6.2.4.1.12	Header Field Gap length	18
6.2.4.1.13	Data Field Gap length	18
6.2.4.1.14	Defect Skip Segment length	18
6.3	Slave conditions	19
6.4	Dual Port (optional)	20
6.4.1	Port Enable/Disable	20
6.4.2	Slave Accessibility mode	20
6.4.2.1	Switching	21
6.4.2.2	Switch mechanism	21
6.4.3	Notification of alternate port exception condition	21
6.4.4	Attention	21
6.5	Reset	22
6.5.1	External Reset	22
6.5.2	Internal Reset	22
6.6	Head Control	22
6.7	Rotational Position Sensing (RPS) (optional)	22
6.7.1	RPS Target Sector Address	22
6.7.2	RPS Interrupt	22
6.8	Slave ECC (optional)	22
6.9	Power Sequencing (optional)	23
7	Bus Controls	24
7.1	Command/Response Controls	24
7.1.1	Load Slave Function (01)	25
7.1.1.1	Reserved for future use (00-0F)	25
7.1.1.2	Disable Alternate Port (10) (optional)	25
7.1.1.3	Enable Alternate Port (11) (optional)	25
7.1.1.4	Disable Port (12) (optional)	25
7.1.1.5	Priority Reserve (13) (optional)	25
7.1.1.6	Reserve (14) (optional)	25
7.1.1.7	Release (15) (optional)	25
7.1.1.8	Notify alternate port of format completion (16) (optional)	25

ISO/IEC 9318-2 : 1990 (E)

7.1.1.9	Reserved for future use (17)	26
7.1.1.10	Disable successful Command Completion Interrupt (Class 1) attention (18)	26
7.1.1.11	Enable successful Command Completion Interrupt (Class 1) attention (19)	26
7.1.1.12	Disable RPS Interrupt (Class 2) attention (1A)	26
7.1.1.13	Enable RPS Interrupt (Class 2) attention (1B)	26
7.1.1.14	Disable Status Pending Interrupt (Class 3) attention (1C)	26
7.1.1.15	Enable Status Pending Interrupt (Class 3) attention (1D)	26
7.1.1.16	Disable "No Longer Busy" attention (1E) (optional)	26
7.1.1.17	Enable "No Longer Busy" attention (1F) (optional)	26
7.1.1.18	No operation (20)	26
7.1.1.19	Reserved for future use (21)	26
7.1.1.20	Spin Up (22) (optional)	26
7.1.1.21	Spin Down (23) (optional)	26
7.1.1.22	Load Heads (24) (optional)	27
7.1.1.23	Unload Heads (25) (optional)	27
7.1.1.24	Lock Carriage (26) (optional)	27
7.1.1.25	Unlock Carriage (27) (optional)	27
7.1.1.26	Recalibrate (28)	27
7.1.1.27	Execute Internal Diagnostic (29)	27
7.1.1.28	Reserved for future use (2A)	27
7.1.1.29	Perform Sector Marking (2B) (optional)	27
7.1.1.30	Disable Slave ECC (2C) (optional)	27
7.1.1.31	Enable Slave ECC (2D) (optional)	27
7.1.1.32	Reserved for future use (2E-40)	27
7.1.1.33	Reset Offset (41)	27
7.1.1.34	Set Positive Offset 1 (42)	28
7.1.1.35	Set Negative Offset 1 (43)	28
7.1.1.36	Set Positive Offset 2 (44)	28
7.1.1.37	Set Negative Offset 2 (45)	28
7.1.1.38	Set Positive Offset 3 (46)	28
7.1.1.39	Set Negative Offset 3 (47)	28
7.1.1.40	Set Normal Strobe (48)	28
7.1.1.41	Set Early Strobe (49)	28
7.1.1.42	Set Late Strobe (4A)	28
7.1.1.43	Reserved for future use (4B-7F)	29
7.1.1.44	Perform Slave Specific Function n (8n) (optional)	29
7.1.1.45	Reserved for future use (90-FF)	29
7.1.2	Load Format Specification (02)	29
7.1.3	Load Slave-Specific Information (03)	29
7.1.4	Load Cylinder Address (04)	29
7.1.5	Load Head Address (05)	29
7.1.6	Load RPS Target Sector Address (06)	29
7.1.6.1	RPS Target Sector Address	30
7.1.6.2	RPS Pulse Width Extension	30
7.1.6.3	RPS Pulse Width (Format 1 option)	30
7.1.6.4	RPS Pulse Width Skew (Format 1 option)	30
7.1.7	Load Position (07)	31
7.1.8	Read Configuration (41)	31
7.1.8.1	Number of Octets	32
7.1.8.2	Device Class Code	32
7.1.8.3	Slave Type Flag Code	32
7.1.8.4	Capability Flag Octet	32
7.1.8.5	Feature Flag Octet	32
7.1.8.6	Address of Last Data Cylinder	33
7.1.8.7	Address of Last Defect List Cylinder	33
7.1.8.8	Number of Heads Per Cylinder	33
7.1.8.9	Number of Fixed Sectors per Track	33
7.1.8.10	Number of Octets per Track	33
7.1.8.11	Single-Cylinder Seek Time	33

7.1.8.12	Average Seek Time	33
7.1.8.13	Maximum Seek Time	33
7.1.8.14	Rotational Time	33
7.1.8.15	Head Switching Time	33
7.1.8.16	Write-to-Read Recovery Time	33
7.1.8.17	Manufacturer Identification	33
7.1.8.18	Manufacturer Model Number	33
7.1.8.19	Manufacturer Revision Number	34
7.1.8.20	Manufacturer Unit ID Number	34
7.1.8.21	Manufacturer Switch Settings	34
7.1.8.22	Manufacturer Defined Parameter	34
7.1.9	Read Format Specification (42)	34
7.1.10	Read Slave Specific Information (43)	34
7.1.11	Read Status (44)	34
7.1.12	Read Correction Vectors (45) (optional)	35
7.1.13	Read Current Sector Address (46)	35
7.1.14	Read Current Position (47)	35
7.1.15	Read Extended Status (48)	35
7.2	Fixed Block Data Controls	36
7.2.1	Definitions and use	36
7.2.1.1	Fixed Block data control types	36
7.2.1.2	Head Advance Control	36
7.2.1.3	Orientation with the disk	36
7.2.1.4	Target Sector	36
7.2.1.5	Sector data control reject	36
7.2.1.6	Fixed Block data control coding	37
7.2.2	Sector Data Controls (optional)	37
7.2.2.1	Verify Header (84, 94)	37
7.2.2.2	Verify Header and Write Data Field 1 (85, 95)	38
7.2.2.3	Verify Header and Write Data Field 2 (86, 96)	38
7.2.2.4	Verify Header and Write Data Fields 1 and 2 (87, 97)	38
7.2.2.5	Write Header (88, 98)	38
7.2.2.6	Write Header and Data Field 1 (89, 99)	38
7.2.2.7	Write Header and Data Field 2 (8A, 9A)	38
7.2.2.8	Write Header and Data Fields 1 and 2 (8B, 9B)	38
7.2.2.9	Write Header at Target Sector Address (8C, 9C)	38
7.2.2.10	Write Header and Data Field 1 at target (8D, 9D)	38
7.2.2.11	Write Header and Data Field 2 at Target (8E, 9E)	38
7.2.2.12	Write Header and Data Fields 1 and 2 at Target (8F, 9F)	39
7.2.2.13	Skip Header (C4, D4)	39
7.2.2.14	Skip Header and Read Data Field 1 (C5, D5)	39
7.2.2.15	Skip Header and Read Data Field 2 (C6, D6)	39
7.2.2.16	Skip Header and Read Data Fields 1 and 2 (C7, D7)	39
7.2.2.17	Read Header (C8, D8)	39
7.2.2.18	Read Header and Data Field 1 (C9, D9)	39
7.2.2.19	Read Header and Data Field 2 (CA, DA)	39
7.2.2.20	Read Header and Data Fields 1 and 2 (CB, DB)	39
7.2.2.21	Read Header at Target (CC, DC)	39
7.2.2.22	Read Header and Data Field 1 at Target (CD, DD)	39
7.2.2.23	Read Header and Data Field 2 at Target (CE, DE)	40
7.2.2.24	Read Header and Data Fields 1 and 2 at Target (CF, DF)	40
7.2.3	Field Data Controls (optional)	40
7.2.3.1	Skip Field (80)	40
7.2.3.2	Skip Two Fields (C0)	40
7.2.3.3	Write Field (81, 91)	40
7.2.3.4	Skip Field and Write Field (82, 92)	40
7.2.3.5	Write Two Fields (83, 93)	40
7.2.3.6	Read Field (C1, D1)	40
7.2.3.7	Skip Field and Read Field (C2, D2)	40

7.2.3.8 Read Two Fields (C3, D3)	40
7.2.4 Special data controls - Step Head (90)	40
7.3 Variable Block Data Controls (optional)	41
7.3.1 Variable block data control coding	41
7.3.2 Format Home Field (A0)	41
7.3.3 Format Header Field (A1)	41
7.3.4 Format Data Field (A2)	42
7.3.5 Format Data Field — Short Skip (A3)	42
7.3.6 Format Skip from Index (A4)	42
7.3.7 Format Skip (A5)	42
7.3.8 Write Home Field (A8)	42
7.3.9 Write Header Field (A9)	43
7.3.10 Write Data Field (AA)	43
7.3.11 Write Data Field - Short Skip (AB)	43
7.3.12 Defect Skip (AC)	43
7.3.13 Read Home Field (E0)	43
7.3.14 Read Header Field (E1)	43
7.3.15 Read Data Field (E2)	44
7.3.16 Read Data Field — Short Skip (E3)	44
8 Status	45
8.1 Slave Status	45
8.1.1 Successful Information Transfer	45
8.1.2 Bus Parity Error	45
8.1.3 Odd Octet Transfer	45
8.1.4 Time-Dependent Operation	45
8.1.5 Operation Ending Status	46
8.1.5.1 Data Exceptions	46
8.1.5.1.1 Missed AM	46
8.1.5.1.2 Missed Sync Byte	46
8.1.5.1.3 ECC Error (optional)	46
8.1.5.1.4 Verify Header Mismatch	46
8.1.5.2 Unsolicited Exception	46
8.1.5.3 Operation Exception	46
8.2 Status Response	46
8.2.1 Exception Status Octet (octet 0)	48
8.2.1.1 Status Response (octet 0 bit 7)	48
8.2.1.2 Unsolicited Exception (octet 0 bit 6)	48
8.2.1.3 Bus Control Exception (octet 0 bit 5)	48
8.2.1.4 Read Fault (octet 0 bit 4)	48
8.2.1.5 Write Fault (octet 0 bit 3)	48
8.2.1.6 Seek Fault (octet 0 bit 2)	48
8.2.1.7 Spindle Fault (octet 0 bit 1)	48
8.2.1.8 Execution Fault (octet 0 bit 0)	48
8.2.2 Unsolicited Exception Status (octet 1)	48
8.2.2.1 Reset Complete (octet 1 bit 7)	48
8.2.2.2 Alternate Port Priority Select (octet 1 bit 6)	48
8.2.2.3 Alternate Port Format Change (octet 1 bit 5)	49
8.2.2.4 Alternate Port Format Complete (octet 1 bit 4)	49
8.2.2.5 Reserved for future use (octet 1 bit 3)	49
8.2.2.6 Not Ready Transition (octet 1 bit 2)	49
8.2.2.7 Ready Transition (octet 1 bit 1)	49
8.2.2.8 Media Change (octet 1 bit 0)	49
8.2.3 Bus Control Exception Status (octet 2)	49
8.2.3.1 Invalid Bus Control (octet 2 bit 7)	49
8.2.3.2 Invalid Parameter (octet 2 bit 6)	49
8.2.3.3 Unsupported Bus Control or Function Code (octet 2 bit 5)	49
8.2.3.4 Bus Control or Function Code Context (octet 2 bit 4)	49
8.2.3.5 Data Control Late (octet 2 bit 3)	49

8.2.3.6	Reserved for future use (octet 2 bit 2)	49
8.2.3.7	Reserved for future use (octet 2 bit 1)	49
8.2.3.8	Reserved for future use (octet 2 bit 0)	49
8.2.4	Slave Exception Status (octet 3)	50
8.2.4.1	Speed Fault (octet 3 bit 7)	50
8.2.4.2	Off Cylinder Fault (octet 3 bit 6)	50
8.2.4.3	Head Select Fault (octet 3 bit 5)	50
8.2.4.4	Reserved for future use (octet 3 bit 4)	50
8.2.4.5	Reserved for future use (octet 3 bit 3)	50
8.2.4.6	Voltage Fault (octet 3 bit 2)	50
8.2.4.7	Logic Temperature Fault (octet 3 bit 1)	50
8.2.4.8	Actuator Temperature Fault (octet 3 bit 0)	50
8.2.5	Slave Exception Status (octet 4)	50
8.2.5.1	Write Protect Fault (octet 4 bit 7)	50
8.2.5.2	Write Current Fault (octet 4 bit 6)	50
8.2.5.3	Write Transition Fault (octet 4 bit 5)	50
8.2.5.4	Head Offset Fault (octet 4 bit 4)	50
8.2.5.5	Data Strobe Fault (octet 4 bit 3)	50
8.2.5.6	Reserved for future use (octet 4 bit 2)	51
8.2.5.7	Reserved for future use (octet 4 bit 1)	51
8.2.5.8	Reserved for future use (octet 4 bit 0)	51
8.2.6	Vendor unique status (octet 5 bits 7-0)	51
8.2.7	Vendor unique status (octet 6 bits 7-0)	51
8.2.8	Vendor unique status (octet 7 bits 7-0)	51
8.3	Extended Status Response	52
8.3.1	Interface Flags (octet 0)	53
8.3.1.1	Extended Status (octet 0 bit 7)	53
8.3.1.2	Port Number (octet 0 bit 6)	53
8.3.1.3	Alternate Port Enabled (octet 0 bit 5)	53
8.3.1.4	Reserve Active (octet 0 bit 4)	53
8.3.1.5	Command Complete Interrupt Enabled (octet 0 bit 3)	53
8.3.1.6	RPS Interrupt Enabled (octet 0 bit 2)	53
8.3.1.7	Status Pending Interrupt Enabled (octet 0 bit 1)	53
8.3.1.8	Format Specification Present (octet 0 bit 0)	53
8.3.2	Data Recovery Flags (octet 1)	53
8.3.2.1	Offset Direction (octet 1 bit 7)	53
8.3.2.2	Offset MSB (octet 1 bit 6)	53
8.3.2.3	Offset LSB (octet 1 bit 5)	53
8.3.2.4	Early Strobe (octet 1 bit 4)	53
8.3.2.5	Late Strobe (octet 1 bit 3)	54
8.3.2.6	Reserved for future use (octet 1 bit 2)	54
8.3.2.7	Header Field ECC/CRC Enable (octet 1 bit 1)	54
8.3.2.8	Data Field ECC/CRC Enable (octet 1 bit 0)	54
8.3.3	Slave Control Flags (octet 2)	54
8.3.3.1	Write Protected (octet 2 bit 7)	54
8.3.3.2	Spindle Power On (octet 2 bit 6)	54
8.3.3.3	Lock Carriage (octet 2 bit 5)	54
8.3.3.4	Load Heads (octet 2 bit 4)	54
8.3.3.5	Reserved for future use (octet 2 bit 3)	54
8.3.3.6	Reserved for future use (octet 2 bit 2)	54
8.3.3.7	Reserved for future use (octet 2 bit 1)	54
8.3.3.8	Reserved for future use (octet 2 bit 0)	54
8.3.4	Slave Status (octet 3)	54
8.3.4.1	Speed (octet 3 bit 7)	54
8.3.4.2	On Cylinder (octet 3 bit 6)	54
8.3.4.3	Reserved for future use (octet 3 bit 5)	54
8.3.4.4	Reserved for future use (octet 3 bit 4)	54
8.3.4.5	Reserved for future use (octet 3 bit 3)	55
8.3.4.6	Reserved for future use (octet 3 bit 2)	55

8.3.4.7 Head Disk Assembly (HDA) Ready (octet 3 bit 1)	55
8.3.4.8 Media Present (octet 3 bit 0)	55
8.3.5 Slave Alarms (octet 4)	55
8.3.5.1 Reserved for future use (octet 4 bit 7)	55
8.3.5.2 Reserved for future use (octet 4 bit 6)	55
8.3.5.3 Illegal Head Select (octet 4 bit 5)	55
8.3.5.4 Reserved for future use (octet 4 bit 4)	55
8.3.5.5 Reserved for future use (octet 4 bit 3)	55
8.3.5.6 Voltage Range Error (octet 4 bit 2)	55
8.3.5.7 Logic Over Temperature (octet 4 bit 1)	55
8.3.5.8 Actuator Over Temperature (octet 4 bit 0)	55
8.3.6 Vendor unique extended status (octet 5 bits 7-0)	55
8.3.7 Vendor unique extended status (octet 6 bits 7-0)	55
8.3.8 Vendor unique extended status (octet 7 bits 7-0)	55
Annex A	56
Defect Map	56
A.1 Location	56
A.2 Contents	56
A.3 Formats	56
A.3.1 Defects	56
A.3.1.1 Track Defect List	56
A.3.1.2 Sector Defect List	56
A.3.2 Maps	56
A.4 Map Protection	58
A.5 CRC	59
Annex B	60
Bibliography	60
B.1 Informative References	60
B.2 Equivalent ANSI Standards	60
Annex C	61
Storage of Format Specifications and Attributes	61
Annex D	63
RPS Optional Parameters	63

Figures

	Page
Figure A.1 — Assignment of bits in each double octet	59
Figure D.1 — RPS Pulse with extension Example	64
Figure D.2 — RPS Pulse with width and skew Example	64
Figure D.3 — RPS Pulse with skew Example	64

Tables

Table 1 — Slave Conditions Page 20

Foreword

ISO (the International Organization for Standardization) and IEC (the International Electrotechnical Commission) form the specialized system for worldwide standardization. National bodies that are members of ISO or IEC participate in the development of International Standards through technical committees established by the respective organization to deal with particular fields of technical activity. ISO and IEC technical committees collaborate in fields of mutual interest. Other international organizations, governmental and non-governmental, in liaison with ISO and IEC, also take part in the work.

In the field of information technology, ISO and IEC have established a joint technical committee, ISO/IEC JTC 1. Draft International Standards adopted by the joint technical committee are circulated to national bodies for voting. Publication as an International Standard requires approval by at least 75 % of the national bodies casting a vote.

International Standard ISO/IEC 9318-2 was prepared by Joint Technical Committee ISO/IEC JTC 1, *Information technology*.

ISO/IEC 9318 consists of the following parts, under the general title *Information technology — Intelligent Peripheral Interface*:

- *Part 1: Physical level*
- *Part 2: Device specific command set for magnetic disk drives*
- *Part 3: Device generic command set for magnetic and optical disk drives*
- *Part 4: Device generic command set for magnetic tape drives*

Annex A forms an integral part of this part of ISO/IEC 9318. Annexes B, C and D are for information only.

Introduction

This part of ISO/IEC 9318 does not replace any existing standard, but it does complement other Intelligent Peripheral Interface (IPI) standards (see clause 2).

This part of ISO/IEC 9318 provides a definition of the device specific interface portion of a series of standards called the Intelligent Peripheral Interface (IPI) ISO/IEC 9318, a high performance, general-purpose parallel peripheral interface. This part of ISO/IEC 9318, responds to an industry market need (expressed both by users and manufacturers) to limit the increasing costs in hosts associated with changes in peripherals.

Information technology — Intelligent Peripheral Interface

Part 2:

Device specific command set for magnetic disk drives

1 Scope

This part of ISO/IEC 9318 describes the Logical Level 2 (device level) Interface for disk drives. See clause 6 of ISO/IEC 9318-1 for explanation of the levels.

The physical, electrical, and configuration characteristics and the transmission protocol of this interface are in accordance with ISO/IEC 9318-1. The interface is capable of handling data rates from 0 to at least 10 Mbytes/s, depending on driver and receiver classes.

The purpose of this part of ISO/IEC 9318 is to facilitate the development and utilization of a device level interface which permits the interconnection of disk slave peripherals to a controller.

This part of ISO/IEC 9318 does not replace any existing standard, but it does complement other Intelligent Peripheral Interface (IPI) standards (see clause 2).

This part of ISO/IEC 9318 provides a definition of the device specific portion of a family of standards called the Intelligent Peripheral Interface (IPI), a high performance, general-purpose parallel peripheral interface.

The intent of the IPI is to isolate the host (CPU), both hardware and software, from changes in peripherals by providing a "function generic" command set to allow the connection of multiple types of peripherals (disks, printers, tapes, communications). To smooth the transition from the current methods to the generic approach, the IPI supports device-specific command sets, such as this one, to aid in bridging the gap between the two approaches.

To accomplish this set of goals, the design of the IPI includes device-specific and device-generic command sets, both utilizing a common physical bus. The device-specific command set provides:

- Device-oriented control;
- Physical Data Addressing;
- Timing Critical Operations;
- Lower Device Cost.

The device-generic command set provides a higher level of functionality and portability. It includes:

- Host/Device Independence;
- Logical Data Addressing;
- Timing Independence;
- Command Queuing Capability.

A system is not restricted to the use of one level of command set or the other. It is possible that both levels of command sets will be utilized with a given system's architecture to balance such parameters as system performance, cost, and

peripheral availability. It is also possible for the host to provide for migration from device-specific to device-generic levels while still retaining the same physical interface.

2 Normative references

The following standards contain provisions which, through reference in this text, constitute provisions of this part of ISO/IEC 9318. At the time of publication, the editions indicated were valid. All standards are subject to revision, and parties to agreements based on this part of ISO/IEC 9318 are encouraged to investigate the possibility of applying the most recent editions of the standards listed below. Members of IEC and ISO maintain registers of currently valid International Standards.

ISO 646:1983, *Information processing - ISO 7-bit coded character set for information interchange.*

ISO/IEC 9318-1:—¹⁾ *Information technology - Intelligent Peripheral Interface
Part 1: Physical Level*

1) To be published.